SSCS - San Fernando Valley Chapter
Your Logo Name Home Events Resources
SSCS - San Fernando Valley Chapter
Your Logo NameHomeEventsResources

Modeling PLLs in Verilog

See link below for SSCS talk on Modling PLLs in Verilog

Links

Here is the link to the presentation:

  • Modeling PLLs in Verilog

Here is a link to our PLL:

  • PLL Calculator

Here is a link to Verilog Mixed-Signal Basics

  • Verilog Mixed-Signal Modeling