Modeling PLLs in Verilog

See link below for SSCS talk on Modling PLLs in Verilog

Here is the link to the presentation:

Here is a link to our PLL: